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We propose and numerically analyze novel reconfigurable logic gates using 
“single-electron spin transistors” (SESTs), which are single-electron transistors (SETs) 
with ferromagnetic electrodes and islands. The output characteristics of a SEST depend 
on the relative magnetization configuration of the ferromagnetic island with respect to 
the magnetization of the source and the drain, i.e., high current drive capability in 
parallel magnetization and low current drive capability in antiparallel magnetization. 
The summation of multiple input signals can be achieved by directly coupling multiple 
input gate electrodes to the SEST island, without using a floating gate. A Tucker-type 
inverter with a variable threshold voltage, a reconfigurable AND/OR logic gate, and a 
reconfigurable logic gate for all symmetric Boolean functions are proposed and 
simulated using the Monte Carlo method. 
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1 Introduction 
Using the spin degree of freedom in active semiconductor devices and integrated 
circuits is one of the most attractive new directions in spintronics research. Recently, we 
have proposed a new spin metal-oxide-semiconductor field-effect transistor (spin 
MOSFET), consisting of a MOS gate structure and half-metallic-ferromagnet contacts 
for the source and drain.1) We also proposed novel spintronic reconfigurable logic gates 
employing spin MOSFETs.2) We showed that all symmetric Boolean gates (AND, OR, 
XOR, NAND, NOR, XNOR, all-“0”, and all-“1”) could be realized using only five 
complementary MOS (CMOS) inverters including four spin MOSFETs. The functions 
of these circuits are nonvolatile and can be changed by changing the magnetization 
configurations of spin MOSFETs. This example shows the possibility of using the spin 
degree of freedom in active devices.  
In this study, we propose a new kind of reconfigurable logic design using “single 
electron spin transistors” (SESTs), by which we can realize the analog input without 
using a floating gate. Figure 1 shows the schematic device structure and circuit notation 
of a SEST. The structure is similar to that of a single electron transistor (SET), which 
exploits the Coulomb blockade (CB) effect to switch the tunneling electric current.3) 
The difference is that we use a ferromagnetic material for the island and electrodes for 
the SEST. The magnetization directions of the electrodes are fixed and maintained 
parallel to each other, whereas the magnetization of the island is reversible. Using the 
tunneling magnetoresistance (TMR) effect between the electrodes and the island, we 
can control the output current of the SEST by changing the magnetization direction of 
the island. When the magnetization of the island is parallel to that of the drain and the 
source electrode (parallel configuration; P), the tunneling resistances R1–P and R2–P are 
small; thus, the output current (drain current) is large. On the other hand, when the 
magnetization of the island is antiparallel to that of the drain and the source electrode 
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(antiparallel configuration; AP), the tunneling resistances R1–AP and R2–AP are large; thus, 
the output current is small. Except for the TMR effect, the operating principle of the 
SEST is basically the same as that of the SET. The summation of the multiple input 
signals can be achieved by directly coupling the multiple input gate electrodes to the 
SEST islands, without using a floating gate. This is possible because the electrical 
characteristics of the SEST are determined by the total number of electrons on the 
counter electrodes of the island. This advantage, as well as the initial ultrasmall size of 
the SEST, makes circuits easy to be scaled down. Another advantage of the SEST is its 
high magneto-current ratio, which originates from the tunneling nature of the 
drain-source current. 
In the following sections, we show the operation principle of a SEST, and then 
we present reconfigurable logic designs using SESTs; a Tucker-type inverter with a 
variable threshold voltage, a reconfigurable AND/OR logic gate, and a reconfigurable 
logic gate for two-input all symmetric Boolean functions. We show that these circuits 
can be designed using just four SESTs and six SETs without any floating gates. We 
theoretically analyze and show the operation of these reconfigurable logic gates by 
Monte Carlo simulations.4) 
 
2 Operation of Single SEST 
In this section, we show the calculated operating characteristics of a SEST. The 
parameters used in the calculations are C1 = 9.9 aF, C2 = 0.1 aF, Cg = 0.1 aF, R1-P = 9.9 
MΩ, R1-AP = 60.8 MΩ, R2-P = 0.1 MΩ, R2-AP = 0.95 MΩ, and 
  T e . Here, C2 1 2 g B0.01 /( ) 0.92 KC C C k= + + = 1, C2, and Cg are the capacitances of the 
first tunnel junction, second tunnel junction, and gate electrode with respect to the island, 
respectively, as shown in Fig. 1; T is the temperature and kB is the Boltzmann’s constant. 
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Details of the calculation are shown in Appendix A. 
Figure 2 shows Ids-Vds and Ids-Vgs characteristics at different magnetization 
configurations of a SEST, where Ids, Vds, and Vgs are the drain-source current, 
drain-source voltage, and gate-source voltage, respectively. The Ids-Vds characteristics 
show Coulomb gaps and the Ids-Vgs characteristics show Coulomb oscillations, similarly 
to those of a SET. Steplike features called Coulomb staircases also appear clearly in Fig. 
2(a) due to the strong asymmetry of the chosen parameters between the source-island 
and the island-drain tunnel junctions.5) Both the Ids-Vds and Ids-Vgs characteristics have 
large output currents in P magnetization and low output currents in AP magnetization, as 
expected. The oscillating currents in Fig. 2(b) can be shifted along the Vgs axis by 
applying a voltage on the control gate coupled to the island through the control 
capacitor.5) This ability allows us to design the function of SEST as an n-type transistor 
or a p-type transistor by simply adjusting the voltage of the control gate. 
We emphasize that the TMR effect is not the only method to change the 
resistance of the tunnel junctions by changing the magnetization direction of the 
electrodes. It is also possible to change the resistance of tunnel junctions using the 
anisotropy magnetoresistance (AMR) effect, which also causes a huge change in 
tunneling resistances under the CB regime.6) The SEST may include all kinds of single 
electron transistor whose tunneling resistances depend strongly on the magnetization 
directions of the ferromagnetic electrodes. In the following sections, we assume that the 
tunneling resistances are changed by the TMR effect. 
 
3 Tucker-Type Inverter with Variable Threshold Voltage 
Figure 3 shows a Tucker-type inverter with a variable threshold voltage. The 
inverter is composed of two SESTs (SEST 1 and SEST 2). The structures of these two 
SESTs are exactly the same. The control gate of SEST 1 is connected to the ground so 
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that it acts as a p-type transistor, i.e., when the gate voltage Vin is “1”, the transistor 
SEST 1 is OFF and vice-versa. On the other hand, the control gate of SEST 2 is 
connected to the supply voltage so that it acts as an n-type transistor, i.e., when the gate 
voltage Vin is “1”, the transistor SEST 2 is ON and vice-versa.7) In Fig. 4, we show the 
normalized transfer characteristics (Vout/Vdd vs Vin/Vdd) of this Tucker-type inverter, 
whose threshold voltage can be changed by the magnetization configuration. The 
parameters used in the calculations are C1 = 1 aF, C2 = 2 aF, Cg = 8 aF, Cb = 7 aF, Cout = 
24 aF, R1-P = R2-P = 0.5 MΩ, R1-AP = R2-AP = 5 MΩ, Vdd = 7 mV, and 
= 52 mK. Here, C2 1 2 g b0.001 /( )T e C C C C= + + + Bk b and Cout are the capacitances of 
the control gates and output terminal, respectively. Details of the calculation are shown 
in Appendix A. The blue curve shows the transfer characteristic when SEST 1 is in P 
magnetization and SEST 2 is in AP magnetization ({SEST 1, SEST 2} = {P, AP}). The 
red curve shows the transfer characteristic when SEST 1 is in AP magnetization and 
SEST 2 is in P magnetization ({SEST 1, SEST 2} = {AP, P}). In the region where Vin is 
smaller than the threshold voltage Vth-SEST of SEST 2 or larger than the threshold voltage 
Vdd – Vth-SEST of SEST 1 (the gray shaded area in Fig. 4), either SEST 2 or SEST 1 is 
OFF; thus, the output current does not flow. In this region, the output voltage does not 
depend on the magnetization configurations. However, the situation is different in the 
transient region (the white area in Fig. 4) where both SEST 2 and SEST 1 are ON. In the 
magnetization configuration of {SEST 1, SEST 2} = {P, AP}, the resistances of the 
tunnel junctions of SEST 1 are smaller than those of SEST 2; thus, the output voltage is 
pulled up near the supply voltage (Vdd). In the magnetization configuration of {SEST 1, 
SEST 2} = {AP, P}, the output voltage is pulled down near the ground level. In other 
words, we can change the threshold voltage of the inverter by changing the 
magnetization configuration of the circuit. 
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4 Reconfigurable AND/OR Gate 
The first application of the Tucker-type inverter with a variable threshold voltage 
is a reconfigurable AND/OR gate, as shown in Fig. 5. The circuit is composed of two 
stages. The first stage, as shown in the yellow area of Fig. 5, is a two-input Tucker-type 
inverter with a variable threshold voltage and is composed of two SESTs. Two-input gate 
electrodes VA and VB are directly coupled to each island of SESTs through two capacitors 
whose capacitances are half those of the Tucker-type inverter described in §3. This 
design creates an effective analog input Vin to both SESTs from two digital inputs VA and 
VB by the relation Vin = (VA + VB) / 2. Consequently, the effective analog input Vin values 
corresponding to digital inputs “00”, “01” or “10”, and “11” of VA and VB are “0”, “1/2”, 
and “1”, respectively. As described in §3, the output Vm of the first stage is “1” and “0” 
when Vin = “0” and “1”, respectively, irrespective of the magnetization configurations of 
the two SESTs. However, when Vin is “1/2”, Vm is weak “1” and weak “0” when the 
magnetization configurations of SESTs are {SEST 1, SEST 2} = {P, AP} and {SEST 1, 
SEST 2} = {AP, P}, respectively. The second stage of the circuit, as shown by the green 
area of Fig. 5, is a normal Tucker-type inverter composed of two SETs and works as an 
inverse amplifier for Vm. This second stage inverses weak “0” / weak “1” to strong “1” / 
strong “0” when the input Vin is “1/2”. Note that the second stage can be constructed by a 
normal CMOS-based inverter as well, but a SET-based inverter is preferable because its 
input capacitance is sufficiently small to cover the low current driving capability of 
SESTs. The truth table of the circuit for each magnetization configuration is shown in 
Table I. By changing the circuit magnetization configuration from {SEST 1, SEST 2} = 
{P, AP} to {SEST 1, SEST 2} = {AP, P}, we can reconfigure the function of the circuit 
from the AND gate to the OR gate. 
Figure 6 shows an example of the AND/OR circuit with parameters and its 
static operation calculated by Monte Carlo simulation. The parameters used in the 
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simulations are C1 = 1 aF, C2 = 2 aF, Cg = 8 aF, Cb = 7 aF, Cout = 24 aF, Vdd = 7 mV, 
= 52 mK, R2 1 2 g b0.001 /( )T e C C C C= + + + Bk 1-AP = R2-AP = 5 MΩ, and R1-P = R2-P = 0.5 
MΩ for SEST 1 and SEST 2. As shown in Figs. 6(b) and 6(c), the circuit works as 
designed.  
This example shows that it is possible to construct reconfigurable logic gates 
using only SESTs and SETs without using any floating gate. Consequently, we are able 
to not only scale down the circuits but also keep the operating speed at an acceptable 
level. For the circuit in Fig. 5, the time constant of the output Vm of the first stage is 
given by eff out ext( )R C C+ , where is the input capacitance of the second stage, and extC
effR  is the effective resistance of SESTs,
7) which is given by 
1 2 g
eff
2
C C C C
R
C
+ + += b  R1-ap + 1 2 g
1 g b
C C C C
C C C
b+ + +
+ + R2-ap.  (1) 
The time constant of Vm of the circuit shown in Fig. 6(a) is about 1.7 ns. 
Let us then discuss about the possibility of fabricating SEST that can work at 
room temperature using conventional materials. In the above calculation, an idealized 
TMR ratio = (RAP–RP)/RP of 900% for each tunnel junction is assumed. In order to 
estimate the lowest TMR ratio at which the circuit can work, we have calculated the 
output voltages of the above-mentioned circuit with different TMR ratios. We varied the 
TMR ratio by changing RAP with fixed RP. Figures 7(a) and 7(b) show the output 
voltages of the AND and OR gate at different TMR ratios, respectively. The other 
parameters are the same as those in Fig. 6. The output voltages do not depend on the 
TMR ratio when {VA, VB} = {0, 0} and {VA, VB} = {1, 1}. However, when {VA, VB} = 
{0, 1} and {VA, VB} = {1, 0}, the output voltages increase for the AND gate, and 
decrease for the OR gate with decreasing TMR ratio. This is because when {VA, VB} = 
{0, 1} and {VA, VB} = {1, 0}, the output voltages depend on the relative magnitudes of 
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RAP and RP. If the high (low) voltage margins are set as Vout > 5 mV (Vout < 2 mV), the 
smallest TMR ratio TMRmin at which the circuit still works is about 150 %. TMRmin can 
be reduced more using an inverse amplifier with a sharper high-to-low transition of the 
Vout-Vin curve. TMR ratios larger than 150% have been achieved experimentally by 
engineering the wave functions of the tunneling electrons in magnetic tunnel junctions 
using conventional FM electrodes and a single crystal tunnel barrier.8-11)  
The fluctuation of the tunnel resistances may also set limitation on the operation 
of the circuit, since it results in an effective TMR ratio fluctuation from the expected 
value by two ways. Firstly, the TMR ratio may be changed due to the barrier thickness 
dependence of TMR. Secondly, the TMR ratio can be changed directly due to the 
changes in RAP and RP. Because the tunnel resistances change exponentially with the 
tunnel barrier thickness, the latter is much larger than the former. Thus, in the following 
argument, we only discuss the TMR ratio fluctuation caused by the latter. Based on the 
calculation described in Appendix B, we found the minimum TMR ratio TM minR ′  
needed to overcome the resistance fluctuation. minTMR ′  is given by 
 min min 1
R RTMR TMR
R R
 ∆ ′ = + −  
∆  .    (2) 
Here, /R R∆  is the resistance fluctuation. Consequently, when the fluctuation of the 
tunnel resistances exists, a larger minimum TMR ratio is required. For /R R∆ =10%, 
 is 178%. Fortunately, miTMR n′ /R R∆  as small as 2% has been realized at the mass 
production level by accurately controlling the tunnel barrier thickness of the vertical 
magnetic tunnel junctions.12) For such a small /R R∆ , minTMR ′  is 155 %, which is not 
much larger than TMRmin. 
The high-temperature operation of SEST can be obtained by reducing the sizes 
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of the source, drain, and island to a few nanometers while keeping the thermal stability 
factor KuV/kBT larger than about 50 for 10 year nonvolatility, where Ku is the magnetic 
anisotropy constant and V is the volume of the ferromagnetic island. Such a condition 
can be achieved using magnetic shape anisotropy or materials with large 
magneto-crystalline anisotropy, such as FePt and CoPt with a Ku range of 5–7×107 
erg/cm3.13) Magnetization switching of FM islands having a large coercive field can be 
achieved using the spin torque transfer technique.14,15). Note that the technologies for 
fabricating small SETs working at room temperature have already been well 
established.16-19) The integration of SETs and their room temperature operation has also 
been demonstrated.20) Analog pattern matching using integrated SET circuit has been 
performed at room temperature.21) Consequently, the fabrication of SESTs and their 
integrated circuits working at room temperature is not technologically unreachable. 
 
5 Reconfigurable Logic Gate for All Symmetric Boolean Functions 
In §4, the output is programmable only at Vin = “1/2”; thus, reconfigurable 
functions are limited to the AND gate and OR gates. In this section, we show an 
extended version of the AND/OR gate whose output can be programmable at every input. 
This gate can perform any two-input symmetric Boolean functions (AND, OR, XOR, 
NAND, NOR, XNOR, all-“1”, and all-“0”), as shown below. Figure 8 shows the circuit 
configuration of this reconfigurable gate. The circuit is composed of two stages. The first 
stage is composed of four SESTs (SEST 1, SEST 2, SEST 3, and SEST 4) and two SET 
based inverters (INV 1 and INV 2). SEST 1 and SEST 3 work as p-type transistors, 
whereas SEST 2 and SEST 4 work as n-type transistors. The inverter INV 1 has a 
threshold voltage higher than “1/2” and its output electrode is connected to the gate 
electrode of SEST 3. The inverter INV 2 has a threshold voltage lower than “1/2” and its 
output electrode is connected to the gate electrode of SEST 4. Two digital inputs VA and 
 9
VB are coupled to each island of SEST 1, SEST 2, INV 1, and INV 2 through two 
capacitors whose capacitances are half those of the Tucker-type inverter described in §
3, so that the inputs Vin to these four devices are Vin = (VA + VB) / 2. The second stage is a 
SET-based inverter (INV 3) with a threshold voltage of “1/2” working as an inverse 
amplifier for the output Vm of the first stage. The operation of the circuit is as follows. 
(1) When {VA, VB} = {1, 0} or {0, 1}, the input Vin is “1/2”, thus SEST 1 and SEST 2 
are ON, whereas SEST 3 and SEST 4 are OFF. In this case, the circuit works in the same 
way as the AND/OR gate in Fig. 5. When {SEST 1, SEST 2} = {P, AP}, the output is “0”, 
and when {SEST1, SEST} = {AP, P}, the output is “1”. 
(2) When {VA, VB} = {0, 0}, the input Vin is “0”, thus SEST 1 and SEST 4 are ON, 
whereas SEST 2 and SEST 3 are OFF. In this case, the electric current flows from the 
supply voltage to the ground through SEST 1 and SEST 4. By setting RSEST 4-P < RSEST 1-P 
< RSEST 1-AP < RSEST 1-AP < RSEST 4-AP, the output voltage Vout is “1” and “0” when the 
magnetization configuration of SEST 4 is P and AP, respectively. Here RSEST i-P and RSEST 
i-AP are the resistance of the tunnel junctions of SEST i in P and AP magnetization 
configurations, respectively. 
(3) When {VA, VB} = {1,1}, the input Vin is “1”, thus SEST 2 and SEST 3 are ON, 
whereas SEST 1 and SEST 4 are OFF. In this case, the electric current flows from the 
supply voltage to the ground through SEST 2 and SEST 3. By setting RSEST 3-P < RSEST 2-P 
< RSEST 2-AP < RSEST 3-AP < RSEST 4-AP, the output voltage Vout is “1” and “0” when the 
magnetization configuration of SEST 3 is AP and P, respectively. 
The truth table of this reconfigurable circuit for each magnetization 
configuration is shown in Table II. An example of the circuit with parameters and its 
operation calculated by Monte Carlo simulations are shown in Fig. 9. The parameters 
used in the simulations are C1 = 1 aF, C2 = 2 aF, Cg = 8 aF, Cb = 7 aF, Cout = 24 aF, Vdd = 
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7 mV, = 52 mK, R2 1 2 g b0.001 /( )T e C C C C= + + + Bk 1-AP = R2-AP = 50 MΩ, and R1-P = 
R2-P = 5 MΩ for SEST 1 and SEST 2, and R3-AP = R4-AP = 500 MΩ and R3-P = R4-P = 0.5 
MΩ for SEST 3 and SEST 4. As shown in Fig. 9(b), all two-input symmetric Boolean 
functions are operated as designed. 
 
6. Conclusion 
We propose a new kind of reconfigurable logic design using single electron spin 
transistors (SESTs), by which we can realize analog inputs without using a floating gate. 
A Tucker-type inverter, an AND/OR reconfigurable gate, and a reconfigurable logic gate 
for two-input all symmetric Boolean functions were proposed and their operations were 
calculated by Monte Carlo simulations. The proposed logic gates can provide nonvolatile 
and scalable reconfigurable hardware for future electronics. 
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Appendix A 
Here, we describe the calculation procedure for the Ids-Vds and Ids-Vgs 
characteristics of a single SEST and for the static operation of reconfigurable logic gates 
using SESTs. In the calculation, we assumed that the tunneling rate through every 
junction is much smaller than the rate of spin relaxation, so that the chemical potential 
in every island is spin-independent. This leads to a master equation that can be used to 
describe the time evolution of the probability ( )np t  for n excess electrons in a 
particular island: 
 1 1 1 1 1 1( )n n n n n n n n n n n n
dp p p
dt
Γ Γ Γ Γ+ → + − → − → + → −= + − + p  ,  (A⋅1) 
where the net tunnel rates  and 1n nΓ → + 1n nΓ → −  are given by 
 1 L R( ) ( )n n nΓ Γ Γ→ + = + n
G H
1 L R( ) ( )n n nΓ Γ Γ→ − = +
,      (A⋅2) 
 n
H G
.      (A⋅3) 
Here,  and  are the tunneling rates of an electron to the island through 
the left and right junctions, respectively. 
L ( )nΓ
G
R ( )nΓ
H
L ( )nΓ
H
 and R ( )nΓ
G
 are the tunneling rates of 
an electron out of the island through the left and right junctions, respectively. When 
there are n electrons in the island, the tunneling rates can be calculated using the 
following equations 5) 
 L(R) ds gsL(R) ds gs 2
L(R) L(R) ds gs B
( , , )1( , , )
1 exp[ ( , , ) / )]
E V V n
V V n
e R E V V n k T
Γ = − −
GG G ,  (A⋅4.a) 
 ,    (A⋅4.b) L(R) ds gs L(R) ds gs( , , ) ( , ,V V n V V nΓ Γ= − − −
H G
)
)
 
where  is the decrease in the free energy of the whole circuit due to the 
tunneling event through the left (right) tunnel junction, and 
L(R) ds gs( , ,E V V n
G
L(R)R  is the tunneling 
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resistance of the left (right) tunnel junction. For the circuit in Fig. 1,  
can be calculated by 
L(R) ds gs( , ,E V V n
G
c1Q c2
= 1
)
L ds gs 1 c1
1
( , , ) (eE V V n Q Q
C
= −G ) ,     (A⋅5.a) 
 R ds gs 2 c2
2
( , , ) (e )E V V n Q Q
C
= −G ,     (A⋅5.b)  
1 2 ds g
1
1 2 g
( )C ne C V C V
Q
C C C
− + += + +
gs ,     (A⋅6.a) 
 2 1 ds g ds g2
1 2 g
( )C ne C V C V V
Q
C C C
 + + −= + +
s  ,    (A⋅6.b)  
1
c1
1 2 g 2
C eQ
C C C
= + + ,      (A⋅7.a) 
 2c2
2 1 g 2
C eQ
C C C
= + + ,      (A⋅7.b) 
where  and  are the charge of the left and right junctions, and  and Q  
are the critical charges of the left and right junctions, respectively. At the steady state, 
we can calculate 
1Q 2Q
np  by solving 0n
dp
dt
=  with the condition . Then, the 
current through the island can be calculated by 
∑∞
−∞=n
np
 L L( ) ( )n
n
I e p n nΓ Γ∞
=−∞
 = − ∑ G H .     (A⋅8) 
For a single SEST, there is only one island. Thus, the Ids-Vds and Ids-Vgs characteristics 
can be calculated by directly solving eqs. (A⋅1)-(A⋅8). However, for reconfigurable 
logic gates using several SESTs, it is impossible to solve the master eq. (A⋅1) directly 
because the multidimensional space of all possible charge states becomes too large. 
Here, we use the Monte Carlo simulation to calculate the static voltages of the output 
terminals as follows: the duration to the next tunneling event in a particular junction is 
first calculated by 4) 
 13
ln( )rt Γ= − ,       (A⋅9) 
where r is an evenly distributed random number from the interval [0, 1] and  is the 
tunneling rate given by eq. (A⋅4) and eqs. (A⋅5)-(A⋅7) corresponding to the considered 
circuit. All possible durations at any junctions are calculated, and the shortest duration is 
taken. After a tunneling event, island charges and island voltages also change. The 
calculation using eqs. (A⋅4)-(A⋅7) and (A⋅9) is then repeated for a few 10
Γ
5 circles to 
calculate the time-averaged voltage values of the output terminals. In this way, we 
calculate the output voltages of the Tucker-type inverter with a variable threshold 
voltage, the reconfigurable AND/OR gate, and the reconfigurable logic gate for all 
symmetric Boolean functions at particular inputs. 
 
Appendix B 
 Here, we calculate the TMR ratio fluctuation caused by the fluctuation of the 
tunnel resistances. From AP P( 1)R TMR R= + , we obtain the relationship between the 
fluctuation  of the TMR ratio and the fluctuations TMR∆ APR∆ and PR∆  of tunnel 
resistances at AP and P magnetization configurations 
 AP P
AP P1
R RTMR
R TMR R
∆ ∆= ++
∆ ,      (B⋅1a) 
or 
 AP P
AP P
11R RTMR
TMR R R TMR
 ∆ ∆∆ = − +   
 .    (B⋅1b) 
Since AP
AP
R
R
∆  has the same sign as P
P
R
R
∆  and P AP
P AP
~R R R
R R R
∆ ∆  ∆≡ 
 , we have  
AP P
AP P
~
RR R RO
R R R R
∆∆ ∆  ∆ −    << .     (B⋅2) 
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Consequently, the maximum TMR∆  is given by 
  max 11
TMR R
TMR R TMR
∆ ∆ = + 
 .     (B⋅3) 
To satisfy minmaxTMR TMR TMR− ∆ >
min
, we need the TMR ratio  to be greater 
than to overcome the resistance fluctuation:
minTMR ′
TMR  
 min min 1
R RTMR TMR
R R
 ∆ ′ = + −  
∆  .    (B⋅4)  
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Figure Captions 
 
Fig. 1. (a) Schematic device structure of SEST, with FM source, drain, island, and 
nonmagnetic gate electrode. The magnetization directions of the electrodes are fixed and 
maintained parallel to each other, whereas the magnetization of the island is reversible. 
(b) Circuit notation of SEST. 
 
Fig. 2. Calculated (a) Ids-Vds and (b) Ids-Vgs characteristics in parallel (red curve) and 
antiparallel (blue curve) magnetization configurations of SEST. The parameters used in 
the simulations are C1 = 9.9 aF, C2 = 0.1 aF, Cg = 0.1 aF, R1-P = 9.9 MΩ, R1-AP = 60.8 
MΩ, R2-P = 0.1 MΩ, R2-AP = 0.95 MΩ, and T e . 2 1 2 g B0.01 /( ) 0.92 KC C C k= + + =
 
Fig. 3. Circuit configuration of Tucker-type inverter with variable threshold voltage. 
SEST 1 works as a p-type transistor, whereas SEST 2 works as an n-type transistor. 
 
Fig. 4. Transfer characteristics of Tucker-type inverter with variable threshold voltage 
calculated by Monte Carlo simulation, when magnetization configurations of two SESTs 
are (SEST 1, SEST 2) = (P, AP) (blue curve) and (SEST 1, SEST 2) = (AP, P) (red 
curve). The parameters used in the simulations are C1 = 1 aF, C2 = 2 aF, Cg = 8 aF, Cb = 
7 aF, Cout = 24 aF, R1-P = R2-P = 0.5 MΩ, R1-AP = R2-AP = 5 MΩ, Vdd = 7 mV, and 
= 52 mK. 2 1 2 g b0.001 /( )T e C C C C= + + + Bk
 
Fig. 5. Circuit configuration of reconfigurable AND/OR gate. The first stage is similar 
to the Tucker-type inverter with a variable threshold voltage but has two digital inputs 
VA and VB directly coupled to each island of SESTs through two capacitors whose 
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capacitances are half those of the Tucker-type inverter. The second stage (gray area) is a 
SET-based inverter working as an inverse amplifier for the output of the first stage. 
 
Fig. 6. (a) Example of reconfigurable AND/OR gate with parameters, (b) its static AND 
gate operation, and (c) static OR gate operation calculated by Monte Carlo simulation. 
The parameters used in the simulations are C1 = 1 aF, C2 = 2 aF, Cg = 8 aF, Cb = 7 aF, 
Cout = 24 aF, Vdd = 7 mV, = 52 mK, R2 1 2 g b0.001 /( )T e C C C C= + + + Bk
Bk
1-AP = R2-AP = 5 
MΩ, and R1-P = R2-P = 0.5 MΩ for SEST 1 and SEST 2. 
 
Fig. 7. Output voltages of (a) AND and (b) OR gate at different TMR ratios. Other 
parameters are the same as those in Fig. 6. 
 
Fig. 8. Circuit configuration of reconfigurable logic gate for two-input all symmetric 
Boolean functions. INV 1 is a SET-based inverter with a threshold voltage higher than 
“1/2”. INV 2 is a SET-based inverter with a threshold voltage lower than “1/2”. INV 3 is 
a SET-based inverter with a threshold voltage of “1/2” working as an inverse amplifier 
for the output Vm of the first stage. Two-inputs VA and VB are directly coupled to each 
island of SEST 1, SEST 2, INV 1, and INV 2 through two capacitors with each 
capacitance of , so that the inputs Vin / 2C in to these four devices are (VA + VB) / 2. 
 
Fig. 9. (a) Example of a reconfigurable logic gate with parameters for two-input all 
symmetric Boolean functions, and (b) its static operation calculated by Monte Carlo 
simulation. The parameters used in the simulations are C1 = 1 aF, C2 = 2 aF, Cg = 8 aF, 
Cb = 7 aF, Cout = 24 aF, Vdd = 7 mV, = 52 mK, R2 1 2 g b0.001 /( )T e C C C C= + + + 1-AP = 
R2-AP = 50 MΩ, and R1-P = R2-P = 5 MΩ for SEST 1 and SEST 2, and R3-AP = R4-AP = 500 
 19
MΩ and R3-P = R4-P = 0.5 MΩ for SEST 3 and SEST 4. 
 20
Table I. Truth table of AND/OR circuit for each magnetization configuration. 
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Table II. Truth table of reconfigurable logic gate for all symmetric Boolean functions. 
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Fig. 2. Hai et al. 
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